

- 1 -

SEMICONDUCTOR DEVICE AND TESTING METHOD OF
SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

The present invention relates to semiconductor devices having liquid crystal driving circuitry and also to testing methods thereof. More particularly, but not exclusively, this invention relates to useful techniques for application to a liquid crystal driving circuit which selects a predetermined level of voltage based on data as accommodated in a storage unit and then outputs it to a respective one of multiple external terminals.

The technologies that the present inventors have studied encompass those relating to liquid crystal driving circuits such as generally used color thin-film transistor (TFT) drivers for mobile use, one of which is configured as shown in Fig. 11, for example. This liquid crystal driver circuit is operable to hold the data which are written into a display data storage random access memory (RAM) 12 through an external interface in a line buffer 31 in units of lines of liquid crystal display data and then select, in each switch circuit 34 within a gradation voltage selecting circuit 33, a gradation or gray-scale voltage with a predetermined level generated at a gradation voltage generating circuit 32 on the basis of the liquid

crystal display data being held in the line buffer 31 to thereby output it to each output terminal. And, in responding to a gradation/gray-scale voltage generated by this liquid crystal driver circuit, each picture
5 element or "pixel" of a liquid crystal display (LCD) panel is electrically charged up to a hold capacitance amount whereby the brightness or luminance of each pixel is controlled on the LCD panel side.

At the time of testing this liquid crystal
10 driver circuit, it is arranged to perform several operations which follow. Apply an arbitrary test pattern to the liquid crystal driver circuit from a tester 35 through an external interface. Then, write data into the display data RAM 12 and execute control
15 of a display controller 11, thereby causing a given gradation voltage to output toward an output terminal from each switch circuit 34 within the gradation voltage selector circuit 33. This output voltage is measured by the tester 35 to thereby perform the test
20 required.

As explained above, the liquid crystal driver circuit is such that a digital functional unit which is comprised of the display controller and the display data RAM and an analog functional unit made up of the
25 gradation voltage generator circuit and gradation voltage selector circuit operate together in an integral or united way. Accordingly, in the case of implementation of digital functional tests of the

liquid crystal driver circuit, a need is felt to measure a prespecified potential level of gradation voltage to be output from the output terminal. The liquid crystal driver circuit is faced with problems which follow: it is difficult to increase the driving ability or "drivability" of any gradation voltage output for the purpose of lowering power consumption and, for this reason, it is impossible to realize speed-up or acceleration of a gradation voltage measurement; on the other hand, due to an increase in number of test items in accordance with the quest for higher performances, the test time increases so that it becomes difficult to reduce costs.

Additionally in the above-noted liquid crystal driver circuit, the one such as shown in Fig. 12 is considered, which is constituted from a gradation voltage generator circuit 32 and a gradation voltage selector circuit 33 (switch circuits 34). In this gradation voltage generator circuit 32, a gradation or gray-scale voltage with any given n tone levels is generated by potentially dividing a gradation generation voltage V_0 into n portions at a given rate, while using the voltage V_0 as a reference. And, in each switch circuit 34 which is disposed within the gradation voltage selector circuit 33, a given gradation voltage is selected and output in a way pursuant to the gradation setup data being presently held in the line buffer.

In this liquid crystal driver circuit, when performing testing of the gradation voltage at output terminals, use the gradation setup data being set in the line buffer to set an output voltage of each output terminal at a prespecified gradation voltage value; then, perform voltage measurement by using an analog-to-digital (AD) converter or the like on a per-output terminal basis. This is measured with respect to all the gradation voltages to thereby perform the test. Accordingly, the prior known approach has the following problems to be solved: it is difficult to shorten the length of a test time period and speed up the test due to the presence of a limitation to the above-noted gradation output voltage drivability; and, the test time increases with an increase in number of output terminals of the liquid crystal driver circuit in a way corresponding to a growth in high precision of LCD panels or alternatively an increase in number of gradation or tone levels, resulting in difficulty of cost reduction.

In order to solve these problems, a technique for acceleration of the test has been proposed, which is disclosed for example in JP-A-2002-197899. This technique aims at shortening of the test time by employing an arrangement in which the liquid crystal driver circuit performs a gradation test while retaining liquid crystal display data in a storage circuit such as a line buffer through the display data

RAM and, at the same time, interrupts writing into the line buffer to thereby perform testing of the display data RAM.

SUMMARY OF THE INVENTION

5 Incidentally, as for the techniques taught by the JP-A-2002-197899, the studies conducted by the present inventors have revealed the fact which follows. Although in the above-referenced JP-A the technique for acceleration of the test procedure is proposed, it is
10 required to realize further shortening of the test time in order to lower the cost of the liquid crystal driver circuit in a way corresponding to a growth in high functional of the liquid crystal driver circuit and also an increase in output terminal number. Moreover,
15 while the above-referenced JP-A suggests that it is possible to execute both a functional test of the display data RAM per se and an electrical characteristics test by utilizing the data as stored in the line buffer in a parallel way, this citation fails
20 to provide any detailed teachings as to functional division and test items.

 It is therefore an object of the present invention to provide a testing technique of a semiconductor device having a liquid crystal driving
25 circuit, which is capable of achieving, even for advances in high functional and an increase in output terminal number, further reduction of a test time

period by functionally dividing the liquid crystal driving circuit into portions and controlling the divided portions independently of each other to thereby enable testing, and thus makes it possible to
5 accelerate the test and further accomplish low costs.

To attain the above object, this invention provides circuitry which has a digital functional unit and an analog functional unit and also has, in addition thereto, a first terminal for outputting a test result
10 of the digital functional unit toward the outside, wherein the digital functional unit and analog functional unit are functionally divided to thereby permit an output of the digital function unit to be output toward the outside of the liquid crystal driver
15 circuit. Alternatively, circuitry is provided which has a second terminal for controlling the test of the analog function unit from the outside, thereby controlling a gradation voltage selector circuit from the outside of the liquid crystal driver circuit in a
20 way independent of the digital function unit.

Additionally, an arrangement is provided for performing the testing of the digital function unit independently of the analog function unit. Whereby, it is possible to achieve high-speed functional tests while letting
25 the test of the digital function unit be independent of the analog function unit.

The invention also provides an arrangement which has a changeover means for changing an output of

a gradation voltage generating circuit included in the analog function unit to a two-level voltage value and which changes or switches an output voltage of the gradation voltage generator circuit to a two-level
5 voltage to thereby selectively set each gradation or tone voltage at any one of different two-level voltages. Whereby, the output voltage of the liquid crystal driver circuit is converted into a two-level voltage, thus enabling achievement of high-speed
10 gradation or gray tone output tests.

Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken in conjunction with the accompanying drawings.

15 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram showing a configuration of a semiconductor device having a liquid crystal driving circuit in accordance with one embodiment of the present invention.

20 Fig. 2 is a diagram showing a configuration of a liquid crystal driver circuit in one embodiment of this invention.

Fig. 3 is a diagram showing a configuration of a liquid crystal driver circuit in case a shift
25 register is divided into N portions in one embodiment of the invention.

Fig. 4 is a diagram showing a configuration

of a liquid crystal driver circuit in case the shift register is designed to have two stages in one embodiment of the invention.

Fig. 5 is a circuit diagram showing a gradation voltage generator circuit and a gradation voltage selector circuit in one embodiment of the invention.

Fig. 6 is an explanation diagram showing a relationship of gradation outputs versus each signal of the gradation voltage generator circuit and the gradation voltage selector circuit in one embodiment of the invention.

Fig. 7A is a circuit diagram showing a case where switch circuits within the gradation voltage generator circuit are formed in a tournament form in one embodiment of the invention; and Fig. 7B is an explanation diagram showing voltage values at the time of testing.

Fig. 8 is a test flow diagram showing a case for speed-up of the individual test items in one embodiment of the invention.

Fig. 9 is a test flow diagram showing a case for parallelization of the test items in one embodiment of the invention.

Fig. 10 is a test flow diagram showing another case for parallelization of the test items in one embodiment of the invention.

Fig. 11 is a diagram showing a configuration

of one prior known liquid crystal driver circuit, which was studied as a related art of the present invention.

Fig. 12 is a circuit diagram showing prior art gradation voltage generator and gradation voltage selector circuits, which are studied as the related art of this invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

Embodiments of the present invention will be explained in detail based on the accompanying drawings below. It should be noted that in all the drawings for explanation of the embodiments, components or members having the same function are denoted by the same reference character, with repetitive explanations thereof omitted herein.

An explanation will first be given of one example of the configuration and operation of a semiconductor device which has a liquid crystal driving circuit in accordance with one embodiment of this invention. Fig. 1 is an arrangement diagram of the semiconductor device having the liquid crystal driver circuit of this embodiment.

The semiconductor device having the liquid crystal driver circuit of this embodiment is applicable, for example, to color TFT liquid crystal drivers for mobile use or the like and is arranged as a liquid crystal display (LCD) controller 4 which includes a gate driver 1 for applying a gate signal to

an LCD panel 5, a source driver 2 for applying a gradation or gray-scale output voltage to the LCD panel, a liquid crystal drive voltage generating circuit 3 for generating a drive voltage of the LCD panel and so forth. This LCD controller 4 is formed as a single chip of semiconductor device. Optionally, it is also possible to configure the controller as a single semiconductor device by letting it also include therein a micro-processor unit (MPU) as will be described later.

This LCD controller 4 is connected to the LCD panel 5 with TFTs disposed in a matrix form. By supplying a gate signal for selection of an arbitrary display line to this LCD panel 5 from the gate driver 1 and applying a gradation or tone-level output voltage from the source driver 2 to each pixel of this selected display line, electrical charge-up is done to the hold capacitance of a target pixel whereby the luminance of each pixel is controlled appropriately.

The LCD controller 4 is also connected to the MPU 6. The MPU 6 is operable to control arithmetic processing of each operation.

An explanation will next be given of one example of the arrangement and operation of the liquid crystal driver circuit of this embodiment with reference to Fig. 2. Fig. 2 is a diagram showing a configuration of the liquid crystal driver circuit of this embodiment.

The liquid crystal driver circuit of this embodiment is applicable, for example, to the above-stated gate driver 1 shown in Fig. 1. A liquid crystal display (LCD) controller 4 including this gate driver 1 is generally made up of a display controller 11 for controlling writing and reading of data through an external interface, a display data RAM 12 for storage of write or read data, a shift register (hold means) 13 which holds the data as written into this display data RAM 12, a gradation voltage generating circuit 14 operable to generate a gradation or gray-scale voltage with prespecified tone levels, and a gradation voltage selector circuit 15 for selection of a certain level of gradation voltage as generated from this gradation voltage generator circuit 14. The gradation voltage selector circuit 15 includes therein a plurality of switch circuits 16. In the LCD controller 4, a digital functional module or unit is constituted from the display controller 11 and display data RAM 12, whereas an analog functional unit is configured from the gradation voltage generator circuit 14 and gradation voltage selector circuit 15.

The LCD controller 4 is arranged so that at the time of normal operations, the display controller 11 is connected to the MPU 6 through the external interface and also connected to the LCD panel 5 via output terminals from the gradation voltage selector circuit 15. Additionally, an enable (Enable) terminal,

data input (DataIn) terminal and shift clock (SCLK) terminal are coupled to ground potential at external portions, while a data output (DataOut) terminal is set in an open state on the outside. In contrast, on the
5 inside, respective signals coming from the Enable terminal and DataIn terminal and signals from Enable terminal and SCLK terminal are input to the shift register 13 through logic gates; the signal from Enable terminal and a latch clock signal from the display
10 controller 11 are input via a logic gate to the shift register 13 as a "Load" input; and, a signal from the shift register 13 is output as a "SerialOut" output from a "DataOut" terminal.

During normal operations, in this connection
15 state, the "Load" input of the shift register 13 through the Enable terminal is set to be valid, and any inputs of the DataIn and SCLK terminals are set in an invalid state. An output of the display data RAM 12 is retained in the shift register 13 by a latch clock
20 signal as output from the display controller 11. In responding to the output of this shift register 13, the gradation voltage selector circuit 15 is controlled to output a specified gradation voltage toward an output terminal, thus performing an operation which is similar
25 to that of the prior art circuit (Fig. 11).

In the LCD controller 4 also, at the time of testing the digital and analog functional units, the external interface to the display controller 11, output

terminals from the gradation voltage selector circuit
15, Enable terminal (second terminal), DataIn terminal
(second terminal), SCLK terminal (second terminal) and
DataOut terminal (first terminal) are each connected to
5 a tester so that a variety of kinds of tests are
performed by using signals from this tester. Here, an
explanation will be given in brief of only those
operations at the time of testing the digital and
analog functional units: various kinds of test items
10 will be described in detail later.

At the time of testing the digital functional
unit, after having held an output of the display data
RAM 12 in the shift register 13 in the same state as
that during normal operations, the Load input of shift
15 register 13 is set in an invalid state through Enable
terminal and inputs of the DataIn and SCLK terminals
are set in a valid state. Then, a shift clock signal
is input from the SCLK terminal to sequentially read
the output of the display data RAM 12 that is presently
20 held in the shift register 13 toward the outside
through the DataOut terminal, thereby to perform
comparison and determination or "judgment" with respect
to an expected value.

On the other hand, during testing of the
25 analog functional unit, the Load input of the shift
register 13 is set in the invalid state through Enable
terminal while the inputs of DataIn and SCLK terminals
are set in the valid state. Then, prespecified data

which is synchronized with the shift clock being input from the SCLK terminal is set to the DataIn terminal and then the data is set in the shift register 13.

Thus it is possible to perform and implement a
5 functional test of the gradation voltage selector circuit 15 independently of the digital functional unit.

An explanation will next be given of one example of the arrangement and operation of the liquid
10 crystal driver circuit in case the shift register is divided into N portions in this embodiment, with reference to Fig. 3. Fig. 3 is a diagram showing a configuration of the liquid crystal driver circuit in the case of N division of the shift register.

15 As shown in Fig. 3, a liquid crystal display (LCD) controller 4a is arranged to N-divide its output terminals and, based upon this arrangement, also N-divide the shift register 13 and the gradation voltage selector circuit 15. For the resultant N shift
20 registers 13a to 13n, a corresponding number, N (0 to n), of DataIn terminals and DataOut terminals are provided. With such an arrangement, it is possible to shorten a time required to read the hold data out of shift registers 13a to 13n and a time taken to set data
25 in the shift registers 13a-13n so that the hold data read time and the data set time are each equal to $1/N$ of that of the above-mentioned LCD controller 4 shown in Fig. 2.

Additionally, in the LCD controllers 4 and 4a shown in Figs. 2 and 3, those terminals such as the DataIn terminal, DataOut terminal and SCLK terminal are the ones that are out of use at the time of normal operations; thus, it is possible to selectively use them in such a way that these terminals are replaced with or "switched" to external interface terminals in accordance with the presence or absence of test implementation. This makes it possible to permit common use or "sharing" with the terminals which have been used in the prior art circuit (Fig. 11). It is readily understandable that the use of an input/output changeover or switching circuit within the LCD controller makes it possible to achieve the sharing of the DataIn and DataOut terminals.

An explanation will next be given of one example of the arrangement and operation of the liquid crystal driver circuit in case its shift register is designed to have a two-stage configuration in this embodiment, with reference to Fig. 4. Fig. 4 is a diagram depicting a configuration of the liquid crystal driver circuit in the case of such two-stage shift register.

As shown in Fig. 4, a liquid crystal display (LCD) controller 4b is arranged so that a shift register (1) 13 for storing and holding output data of the display data RAM 12 and a shift register (2) 17 for control of the gradation voltage selector circuit 15

are provided and disposed therein. With such an arrangement, it is possible to execute, in a parallel way, a display functional test through the display data RAM 12 from the display controller 11 and a gradation or tone-level output test of the circuitry including the gradation voltage generator circuit 14 and gradation voltage selector circuit 15 while at the same time shortening the test time period required therefor.

More specifically, in the display functional test, hold any given output data of the display data RAM 12 in the shift register (1) 13 and then apply a shift clock from the tester through an SCLK (1) terminal to thereby perform a comparative determination with an expected value via a DataOut (1) terminal. In addition, simultaneously in this procedure, gradation setup data is set in the shift register (2) 17 from the tester via a DataIn (2) terminal; then, the tester is used to perform comparative judgment thereof with the expected value through an output terminal(s).

It should be noted that at the time of normal operations, let the same latch clock be loaded and input to both the shift register (1) 13 and the shift register (2) 17, whereby it is possible to perform a display operation while holding any given data of the display data RAM 12 in the shift register (2) 17.

Although some principles for realization of the parallel test routine are described here, modifications and alternations are also available. For

example, the DataIn (1) terminal and DataIn (2) terminal may be modified to have an ability to selectively input a signal from the same input terminal. Alternatively, the DataOut (1) terminal and
5 DataOut (2) terminal also may be designed so that these can selectively output a signal to the same output terminal. Also note that since these signals are inherently out of use during normal operations, it is possible to provide selective usage while changing or
10 switching them for replacement with an external interface terminal(s) in accordance with the presence or absence of the test implementation. Obviously, it is possible to permit common use or sharing with the terminals as have been used in the prior art circuit
15 (Fig. 11).

An explanation will next be given, by using Figs. 5 and 6, of one example of the arrangement and operation of the gradation voltage generator circuit and gradation voltage selector circuit making up the
20 liquid crystal driver circuit in this embodiment. Fig. 5 is a circuit diagram of the gradation voltage generator circuit and gradation voltage selector circuit, and Fig. 6 is a diagram for explanation of the relationship of each signal versus gradation or tone-
25 level outputs.

As shown in Fig. 5, the gradation voltage generator circuit 14 includes, but not limited to, a voltage-dividing resistor R for n potential division of

a gradation generating voltage V0 at an arbitrary rate,
a plurality of operational amplifiers OA1 to OA8
operable to amplify each potentially divided voltage
obtainable from this voltage-divider resistor R, a
5 plurality of switches (changeover means) SA1 to SA8 for
changing over or switching output voltages of
respective op-amps OA1-OA8 and test-use voltages VH
and/or VL, a plurality of opamps OA11-OA18 each of
which operates to amplify a switched voltage by a
10 corresponding one of the switches SA1-SA8, and a
decoder circuit (changeover means) 21 for controlling
changeover of respective switches SA1-SA8. The
gradation voltage generator circuit 14 is arranged to
provide the capability to change or "convert" an output
15 of this circuit 14 into a predetermined two-level
voltage value of either VH or VL.

The gradation voltage selector circuit 15
generally includes a plurality of switch circuits 16
corresponding to respective display lines of the LCD
20 panel. Each switch circuit 16 includes a plurality of
switches S01 to S08 for turning on and off (ON/OFF) an
output of the gradation voltage generator circuit 14, a
decoder circuit 22 for control of ON/OFF of each switch
S01,..., S08 and so forth. Output signals from the
25 gradation voltage generator circuit 14 are input to the
switches S01-S08, respectively, on the input sides
thereof. These switches S01-8 have their output sides
which are commonly connected together at a circuit node

Vout, from which a gradation voltage is output.

In the gradation voltage generator circuit 14 and gradation voltage selector circuit 15, an enable signal and a polarity inversion signal plus a voltage select signal are input to the decoder circuit 21 of gradation voltage generator circuit 14, which outputs a switch control signal (1) to thereby control the changeover or switching of each of switch SA1-SA8. In addition, gradation or gray-scale setup data is input to the decoder circuit 22 of switch circuit 16, which operates to output a switch control signal (2) to thereby control ON/OFF of each switch SO1,..., SO8. There is shown in Fig. 6 a relationship of an output signal of the gradation voltage generator circuit 14 and further a gradation output from each switch circuit 16 of the gradation voltage selector circuit 15 with respect to the settings of the gradation setup data and respective signals such as the enable signal, polarity inversion signal and voltage select signal.

In Fig. 6, when the enable signal stays at "0," the circuitry is in a normal operation state. In this state, the outputs V1-V8 of the gradation voltage generator circuit 14 are directly output as a gradation voltage with eight gray-scale or tone levels. On the other hand, when the enable signal is "1," a test state is established. In this state, the voltage select signal is set to be the same as the gradation setup data in the event that the polarity inversion signal is

"0.", whereby all of the gradation outputs become at a high potential level of VH. Alternatively, in the case of setting the voltage select signal to be the same as the gradation setup data when the polarity inversion
5 signal is "1," all of the gradation outputs are adversely set at a low potential level of VL.

In this way, in the liquid crystal driver circuit of this embodiment, the gradation voltage generator circuit 14 is arranged so that its output can
10 be changed to either one of the two different voltage values of VH and VL. In response to the gradation setup data being set in the shift register 13, control the gradation voltages to be supplied to a selected switch and a non-selected switch within the gradation
15 voltage selector circuit 15 so that these are at different voltage levels in a way which follows: if one of them is at VH then the other is at VL. Then, an external tester is used to let all the output terminals experience comparison with the expected value at the
20 same time. Thereby, it is possible to speed-up the gradation output test.

In brief, it becomes possible for this embodiment to achieve acceleration of the gradation output test, by executing the gradation output test of
25 the prior art circuit (Fig. 12) stated supra while replacing it with functional tests such as open-circuit or electrical short defect tests of the switches S01-S08 that make up the switch circuit 16 within the

gradation voltage selector circuit 15.

It is noted that in the gradation voltage generator circuit 14, the output buffer circuit that is configured from the opamps OA11-OA18 may not be
5 provided. Also obviously, the test-use voltages V_H and V_L may be replaced by any ones of the gradation voltages which are potentially n-divided from the gradation generating voltage V_0 .

An explanation will next be given of one
10 example of the arrangement and operation of the gradation voltage generator circuit in case the switch circuit used therein is formed to have a tournament form in this embodiment, with reference to Figs. 7A and 7B. Fig. 7A is a circuit diagram of such gradation
15 voltage generator circuit when the switch circuit within it is formed into the tournament form, and Fig. 7B is an explanation diagram of voltage values at the time of testing.

In case a switch circuit 16a within the
20 gradation voltage selector circuit is formed in the tournament form, the circuit 16a is arranged in a way which follows: eight switches S_{011} to S_{018} are provided in a first stage thereof; four switches S_{021} - S_{024} are provided at its second stage; and, two switches S_{031}
25 and S_{032} are provided at a third stage, respectively. The first stage of switches is controlled by gradation setup data D_0 ; similarly, the second stage and the third stage are controlled by D_1 and D_2 respectively to

thereby output the gradation voltage required.

Within this switch circuit 16a, an output voltage of the gradation voltage generator circuit 14 is output as a two-level or "binary" voltage value in such a way that output signals of two sets of 2:1 selection branches become two values of voltage levels (VH and VL) which are different from each other at an input of the next stage of 2:1 selection branch. With this scheme, the output voltages of gradation voltage generator circuit 14 may be set at mutually different potential levels in a way irrespective of the ON or OFF state of each switch. Thus, it is possible to simplify two-level voltage changeover circuitry as built in the gradation voltage generator circuit 14.

For example, as shown in Fig. 7B, suppose that the gradation setup data is "000" at the time of testing. In this case, when sequentially setting the output voltages of the gradation voltage generator circuit 14 at VH, VL, VL, VH, VL, VH, VH and VL, output voltages of the first stage of switches S011-S018 become VH, VL, VL and VH in this order of sequence. At this time, output voltage of the second stage of switches S021-S024 become VH and VL in sequence; output voltages of the third stage of switches S031-S032 are at VH. Thus it is possible to finally output an output voltage of the switch circuit 16a as VH.

Next, an explanation will be given of one example of a test flow of a semiconductor device having

the liquid crystal driver circuit of this embodiment,
with reference to Figs. 8 to 10. Fig. 8 is a test flow
diagram in the case of accelerating the individual test
items, Fig. 9 is a test flow diagram in case the test
5 items are parallelized, and Fig. 10 is a test flow
chart in another case for parallelization of the test
items.

In a manufacturing process of the
semiconductor device having the liquid crystal driver
10 circuit, several tests are implemented to perform
screening inspection for identifying good products from
defective ones. Typical examples of the tests include,
but not limited to, a direct current (DC) test which
measures for evaluation a voltage, current and
15 resistance value, an external interface test, a RAM
test applied to the display data RAM by execution of
writing and reading of any given data through the
external interface, a gradation/gray-scale output test,
and a display function test relative to an entirety of
20 the liquid crystal driver circuit.

For instance, in this embodiment, as shown in
Fig. 8, in the case of sequentially performing a DC
test (at step S1), external interface test (step S2),
RAM test (step S3), gradation output test (step S4),
25 and display function test (step S5) of the individual
test items, using the aforesaid schemes shown in
Figs. 2-4 makes it possible to speed up the display
function test at step S5; in addition, use of the

schemes shown in Figs. 5-7 makes it possible to accelerate the gradation output test at step S4.

Alternatively as shown in Fig. 9, by using the schemes shown in Figs. 2-4 to control the shift register 13 in a way independent of the external interface, it is possible to execute the external interface test (step S2) and the RAM test (step S3) on one hand and the gradation output test (step S4) on the other hand independently of each other. This in turn enables realization of acceleration owing to the parallel processing of the tests.

Still alternatively, using the scheme of Fig. 4 as shown in Fig. 10 makes it possible to conduct tests while separating the digital functional unit and the analog functional unit within the liquid crystal driver circuit from each other. Thus it is possible to execute in a parallel way the external interface test (step S2) and RAM test (step S3) and display function test (step S5) on one hand and the gradation output test (step S4) on the other hand. Thus it becomes possible to extensively reduce the test time required for the test procedure as a whole.

Accordingly, as per a semiconductor device having the liquid crystal driving circuit of this embodiment, it is possible to obtain the following effects and advantages.

(1) By functionally dividing a digital functional unit and an analog functional unit of the

liquid crystal driver circuit, it is possible to perform testing of the digital function unit in a way independent of the analog function unit. Thus, it is possible to realize functional tests of the digital
5 function unit at high speed.

(2) By changing over or switching an output voltage of the gradation voltage generating circuit 14 to a two-level voltage, it is possible to transform an output voltage of the liquid crystal driver circuit
10 into a two-level voltage, which in turn makes it possible to realize high-speed gradation/gray-scale tests.

Although the invention made by the present inventors has been explained in detail based on the
15 illustrative embodiments thereof, the present invention should not be limited only to the above-stated embodiments and, obviously, may be modifiable and alterable in a variety of forms without departing from the spirit and scope of the invention.

20 As has been stated previously, in accordance with the present invention, functionally dividing the digital function unit and the analog function unit of the liquid crystal driver circuit makes it possible to achieve high-speed functional tests of the digital
25 function unit, which in turn enables achievement of cost reduction of the liquid crystal driver circuit owing to the shortening of a test time period.

In addition, according to this invention, by

replacing a gradation output test with a switch test of
a gradation voltage selector circuit, it becomes
possible to achieve speed-up or acceleration of the
gradation output test; thus, it is possible to realize
5 cost reduction of the liquid crystal driver circuit
owing to the shortening of the test time.

As a result, as per the invention, it becomes
possible to realize further reduction of the test time
even with respect to the quest for attaining higher
10 functional of the liquid crystal driver circuit and an
increase in number of output terminals. It is also
possible to attain acceleration of the test at low
costs even in a viewpoint of the testing technology of
semiconductor devices having this liquid crystal driver
15 circuit.

It should be further understood by those
skilled in the art that although the foregoing
description has been made on embodiments of the
invention, the invention is not limited thereto and
20 various changes and modifications may be made without
departing from the spirit of the invention and the
scope of the appended claims.